Abstract-Microprocessor architectures have become increasingly power limited in recent years. Currently power and thermal envelopes dictate peak performance limits more than any other design constraint. In this work, we characterize thermal behavior and power consumption of an IBM POWER6-based system. We perform the characterization at several levels: application, operating system, and hardware level, both when the system is idle, and under load. At hardware level, we report a 25% reduction in total system power consumption by using the processor low power mode. We also study the effect of the hardware thread prioritization mechanism provided by POWER6 on different workloads and how this mechanism can be used to limit power consumption. From this static characterization study we derive a model based on performance counters that allows us to predict the total power consumption of the POWER6 system with an average error under 3% for CMP and 5% for SMT. To the best of our knowledge, this is the first power model of a system including CMP+SMT processors. The work reported in this paper can be generalized to model power consumption for a broader class of systems. Such power modeling is required for studying promising power reduction techniques. In terms of dynamic methods, intelligent thread placement can result in a boost in power efficiency. Our results show that such a power-aware thread placement results in up to 5 improvement in energy-delay squared product for our POWER6 system.
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E. Kursun POWER5 [1] and POWER6 [2] and the Intel i7 [3] . While CMP processors provide better performance per watt ratios than monolithic architectures, the power dissipation continues to be a key performance limiter also for multithreaded architectures. Consequently, power and thermal characteristics of processors are one of the primary design constraints, and motivate an active research area. Energy, power and thermal management are of paramount importance in many environments ranging from embedded to High Performance Computing (HPC) systems. In the former case, improvements in battery capacity simply have not kept pace with ever-more-powerful processors, limiting device use to short time periods. In the latter case, supercomputers and data centers providehugeamountsofcomputationpower(necessary,forinstance, for weather forecasting, climate research, molecular modeling and other areas), with very high associated energy costs. A study from the U.S. Environmental Protection Agency (EPA) estimates that national energy consumption by servers and data centers will reach more than 100 billion kWh annually and representing $7.4 billion in electricity cost [4] . In HPC systems, besides the heat dissipation issue, the increasing power consumption leads to additional problems in the power delivery and energy costs that account for a considerable percentage of the expenses of a data center. It is certain that managing and reducing the temperature and power consumption is a critical problem that must be addressed in all levels of computing systems, from the application layer to the hardware. As an example, most of the latest processors available in the market employ several techniques to reduce power consumption [5] , [6] . From the OS perspective, the Linux kernel also implements features to reduce power [7] [8] [9] .
POWER6 is a processor from IBM designed for high-end server systems. The processor is a dual-core processor where each core is an SMT capable of running two hardware threads. Moreover, the POWER6 provides power monitoring capabilities and temperature sensors to monitor the processor status and a special nap mode to control power consumption. In addition to the low-power nap mode, the POWER6 processor implements microarchitectural mechanisms for power management such as pipeline throttling, multiple voltage domains, memory controller dynamic modes and memory throttling [5] . POWER6 also includes a Hardware Thread Prioritization technique. While this is not designed for power management, it can also be used to improve the power and thermal behavior of the system [5] .
This work specifically focuses on characterizing and modeling the power and thermal behavior of the POWER6 architecture. We explore power and thermal behavior with various power manage-2156-3357/$26.00 © 2011 IEEE ment techniques provided by POWER6 and evaluate their impact at multiple levels: application level, OS level, and hardware level. Such multi-level characterization is particularly important to understand the impact of the architectural and system-level management techniques across the computing system hierarchy.
Characterizations are performed at system level under multiple operating conditions, from idle to extreme load conditions using specifically designed microbenchmarks that stress particular processor resources, and the SPEC CPU2006 benchmarks. The main contributions of this work are as follows.
• Hardware Level: We present the first characterization of a real hybrid CMP/SMT implementation. We also demonstrate the impact of POWER6's hardware-thread prioritization mechanism on power consumption. Our results show that workload-aware manipulation of thread priorities improves the system's energy-delay product by as much as 25%. Finally, we show the power and thermal characteristics of the nap mode, and the combined effect of employing the nap mode and hardware thread priorities. These evaluations show very significant benefits, reducing up to 26% the core temperatures and 25% the total system power consumption.
• OS Level: We explore the effectiveness of power and thermal management techniques present in modern OS for the POWER architecture, including tickless kernel and idle power managers. We demonstrate the benefits of these approaches and their dependence on other system components such as timer interrupt periods.
• Application Level: We characterize system behavior with a set of microbenchmarks and SPEC CPU2006 benchmarks. We correlate power and temperature with performance counters and derive an accurate model that represents the power and temperature impact of different workload performance characteristics. We show that high IPC applications have a bigger effect on the core temperature and memory-intensive applications do not heat the cores as much but cause the system to consume more power [10] . Based on that we derive several conclusions and we show two use cases to improve power behavior:
• Power Model: We develop a model, based on performance counters, to predict the power consumption of a POWER6 system. The model accurately predicts system power consumption with an average error under 4.5%. To the best of our knowledge, this is the first model for real CMP/SMT processor-based systems.
• OS Scheduling: A JS22 system includes two POWER6 chips, each of which is a CMP/SMT chip. In such a system, thread placement affects both performance and power consumption. By placing threads in a workload-and packageaware manner, we can achieve significant energy improvements, without incurring significant performance degradation, with a 3.7X reduction in energy-delay product. The rest of this paper is structured as follows. Section II provides the necessary background and details on the processor and the Linux kernel features that we analyze. Section III describes the methodology, the infrastructure and the benchmarks used. Section IV shows the results of our experiments on a JS22 blade, both in idle conditions and under load. In Section V we present two use cases that follow from our characterization results: (i) a system-level power model and (ii) power-aware thread placement. Section VI lists the related work and Section VII concludes this study. Fig. 1 shows the floorplan and the chip structure of POWER6. POWER6 is a dual-core chip where each core can be run in a two-way SMT mode. It is an in-order processor with limited out-of-order execution for floating point operations. Each core has a 64 KB L1 I-cache and D-cache. The cores have a 4 MB private L2 cache connected to the L3 controller and to the memory controller through the symmetric multiprocessor (SMP) interconnect fabric. The optional off-die L3 cache is shared by both cores. Depending on the configuration, each chip has one or two memory controllers that interface to the DRAM memory.
II. BACKGROUND

A. The IBM POWER6 Processor
POWER6 systems integrate a thin hypervisor layer that abstracts the real hardware and allows running several virtual machines simultaneously on the same physical resources. This virtualization mechanism is completely transparent and does not require any modification of the guest OS. However, collaboration between the guest OS and the hypervisor has significant benefits for improving chip utilization and throughput as well as for effective power management.
In this paper we are particularly interested in the interaction between the guest OS and the hypervisor for effective power and performance management. POWER6 implements specific methods for the guest OS to release hardware threads and cores when there are no runnable processes available. This is done by invoking the hypervisor call, which enables the hypervisor to dispose of the hardware thread and assign the resources to another virtual machine or to employ power management techniques on the unused resources. In our environment, we run only one virtual machine, thus, the hypervisor performs one of the following operations when the is invoked from a given hardware thread: (i) If the other hardware thread on the same core is under use, the hypervisor turns off the hardware thread and puts the core in Single Thread (ST) mode. This effectively assigns more hardware resources to the running process, thus improving single-thread performance. Moreover, while this mode does not directly target at reducing power, as several functional units are not utilized during ST mode, overall power consumption also decreases. (ii) If hypervisor has already turned off the other hardware thread in the core (i.e., the core is already in ST mode), the hypervisor puts the core in nap mode.
1) Nap Mode: POWER6 implements a low-power mode per core called nap mode. This mode turns off the internal clocks and restricts the operation of the functional units in the core. Reducing active power consumption by turning off the clocks reduces the temperature as well, which further reduces leakage power. We show the effect of nap mode on both system power consumption and core temperature.
2) Thread Priorities: POWER6 processor has a thread priority mechanism, through software/hardware co-design, that controls the instruction decode rate for each hardware thread with eight priority levels [12] , [13] . Software-controlled priorities range from 0 to 7, where 0 means the thread is switched off and 7 means the thread is running in Single Thread mode (i.e., the other thread is off). The thread's priority is enforced by hardware at decode stage, determining the actual number of decode cycles assigned to the hardware thread. In general, the higher the priority of a thread with respect to the other thread on the same core, the higher the number of decode cycles assigned to the thread. Consequently, the thread with a higher priority receives more resources and can obtain higher performance.
The main motivation of the software-controlled priority is to address instances where biasing thread performance is desirable because one thread is not really progressing or because it requires some level of Quality of Service. For example, as shown in Fig. 2 , the POWER6 Linux kernel reduces the priority of the idle process or of any process spinning on a lock in order to give more hardware resource to the other running thread. Moreover, depending on the application, software-controlled priorities can significantly improve both throughput and execution time [13] . We also show how software-controlled priorities can be used for power management, to improve the performance-per-watt ratio.
B. Linux Kernel
The Linux guest OS, running on POWER6 implements several mechanisms to reduce power consumption [7] [8] [9] . These mechanisms are grouped under CPU Idle Power Manager (PM) Support and tickless kernel. 1) CPU Idle PM Support: When a CPU is idle (i.e., there is no process available to run on that CPU other than the idle process) the OS runs the Idle Process which basically loops over the code shown in Fig. 2 . In general, the Idle Process tries to take advantage of the low-power mechanisms provided by the underlying architecture if available, otherwise the process simply executes a long latency instruction.
In POWER6, the guest OS does not have direct access to the physical hardware and therefore gives the thread up to the hypervisor ( , line 24 in Fig. 2 ) when idle. The hypervisor, in turn, decides to put the core in ST or in lowpower mode. It is highly probable that another process becomes runnable shortly after the Idle Process has been scheduled on the CPU. Therefore, the kernel does not directly go into low power mode but waits for some (programmable) amount of time (snooze loop, lines 8-13) to improve responsiveness.
Since the snooze loop does not perform any useful work, the kernel reduces the priority of the Idle Process while in the snooze loop down to the minimum ( and ). In this way the process running on the other hardware thread receives more hardware resources and its performance may increase. At the same time, since also reduces the number of instructions decoded per second, the OS also saves power. Thus, by using hardware thread priorities, the OS reduces power consumption while improving system throughput. If no process becomes runnable after the snooze delay, the OS invokes the hypervisor call (line 24) and releases the hardware thread to the hypervisor.
In Section IV-A-1 we evaluate Linux CPU Idle PM Support implementation for POWER6 processors and analyze the idle power behavior with different kernel implementations.
2) Tickless Kernel: As explained in the previous section, when a core is idle, the OS tries to put it in low power mode. One challenge in this power management scheme is the interrupt behavior of the system. Any interrupt received in the low-power state forces the CPU to go back to the active state to handle the interrupt. Timer interrupts are the most common interrupts received by a CPU and local timers fire interrupts periodically. Moreover, if the CPU is idle, the timer interrupt handler does not perform any operation, while still forcing the CPU to wake up. Thus, reducing the amount of interrupts delivered to the idle cores increases the time the cores stay in low power mode and improves overall system power efficiency.
The tickless kernel mechanism (kernel version 2.6.21) reduces the effect of timer interrupts by disabling the periodic timer interrupts when a CPU is idle [8] . In practice, instead of programming the local timer to expire in 1/HZ second (periodic timer), the kernel programs the timer to expire in the next, non-periodic, timer event (e.g., a software timer programmed by a task that called the system call). In Section IV-A-2 we evaluate the effect of this mechanism on the power consumption of the POWER6 system.
III. METHODOLOGY
1) System Infrastructure:
In our experiments we use an IBM JS22 BladeCenter, with two dual-core, 2-way SMT POWER6 chips running at 4.0 GHz. Thus, the system presents 8 logical CPUs to the hypervisor and the OS layer. Our system does not include an off-chip L3 cache. Therefore, the last level of cache in our system is the 4 MB L2 cache private to each core. Only one memory controller per processor is available in our configuration. The amount of DRAM memory is 15 GB. The system runs SUSE Linux Enterprise 10 SP2 with kernel version 2.6.28 patched with perfmon2 3.8 in order to access the performance counters. Our JS22 blade is located in a room where the temperature is kept constant.
We use the EnergyScale architecture [14] to measure power and temperature in the JS22 via a standard service processor, called the Flexible Support Processor (FSP). The EnergyScale implementation includes an optional plug-in card, containing a micro-controller called Thermal and Power Management Device (TPMD). The FSP and TPMD are controlled by the BladeCenter (chassis) management module. The sensors incorporated into this device are also used to protect the system from thermal emergencies and to cap power consumption in case of necessity. Thus, we can assure that they are calibrated and accurate enough to perform our study. Our observations during the experimental process confirm this claim as well.
We develop an external framework that monitors each core's temperature and total system power consumption using the management module. Although some details on the physical location of the temperature sensors can be seen in [5] , we mostly treat the information read from the management console in a black-box fashion. This monitoring framework allows us to gather temperature measurements at 1 s granularity and power measurements at 1 min granularity. Although the architecture performs finer-grain power measurements, the monitoring interface only exposes 1 min averages for the power. While these granularities are sufficient for characterization purposes, we also develop a power model that provides fine-grain power estimations by monitoring performance counters, as one of the contributions of this paper. This power model can be used for dynamic power management policies that operate at smaller time scales.
Power and temperature measurements are, unless stated otherwise, normalized to the ones obtained when the system is idle to obfuscate the actual values.
2) Benchmarks:
Real applications present phases and significant dynamic variations during their execution, complicating fine-grain architectural characterization. Microbenchmarks with well-defined characteristics simplify this problem by allowing us to understand the behavior of the different architectural componentsinisolation,wherewecanindependentlyquantifytheeffects of the mechanisms we want to study. Therefore, we develop a set of synthetic microbenchmarks that stress different parts of the microarchitecture. Several of these microbenchmarks can be concurrently executed as MPI processes. This allows us to create multiprogrammedworkloadsandmixofworkloadswithdifferent characteristics. We use six of these microbenchmarks in our evaluations:
, , , , and . The microbenchmarks are composed of a main loop that iterates for a configurable number of iterations. Table I describes the loop body for the ones used in this study. mainly executes integer arithmetic operations accounting for 85.5% of the total executed instructions.
is an FP-intensive benchmark, where 94% of the instructions are floating point arithmetic operations.
, and are benchmarks mostly performing memory load operations (95% of the instructions are loads). They stress different levels of the memory hierarchy.
always hits in L1 cache. always hits in L2 cache but always misses in L1 cache. Finally, always misses in both L1 and L2, and brings the data from main memory. All of them perform a pointer traversal across an array which is configured to produce the desired memory access behavior.
continuously performs memory writes missing in all levels of the cache hierarchy. This high miss rate forces to evict lines from the L2 cache and effectively access the main memory.
We also use SPEC CPU2006 benchmarks [15] for our characterizations and to evaluate our power model. Other benchmarks aiming to stress system's I/O could have been used. However, I/O subcomponents are not typically energy-proportional and thus, their power consumption is approximately the same across differentworkloads [16] .WeuseIBMXL(XLC10.1and12.1XLF)to compile all the benchmarks (except for , , , and , which arecompiled with gcc4.1.2).
IV. RESULTS AND ANALYSIS
In this section we present and analyze our experimental results for the power and thermal characterization. The characterization is divided into two parts. The first part analyzes the system when it is idle (no processes are running besides services and background processes). The second part studies the behavior of the system when it is under load.
A. Idle System Characterization
Several techniques have been proposed to reduce temperature and power consumption when the system is idle, both at hardware and software level. This section evaluates their effectiveness for our POWER6 system. 1) Low Power Mode: POWER6 employs several power reduction techniques for idle cores. Here we quantify the effects of these capabilities. Specifically we look at the effects of thread prioritization and enabling nap mode via . We consider four power management policy combinations: (i) No power saving represents the baseline behavior without any power management. In this case all calls to and (ii) HMT enabled only enables hardware thread prioritization. Enabling the calls to allows the snooze loop to be executed with low priority. (iii) CEDE enabled only enables the calls to so that the cores can go into nap mode, disabling the clock of most of the circuits inside the core. This policy does not rely on hardware thread priorities. (iv) Both enabled enables all calls to both and , and thus is the most aggressive power management policy. Fig. 3 shows power and temperature characteristics of the idle system with these four policies. With no power saving policy, all the cores reach the highest temperature and the highest total system power consumption. We will consider these values as the baseline for this section, showing the reduction compared to this baseline for the rest of configurations. HMT enabled mode considerably reduces the activity within the core and both power consumption and temperature are considerably reduced. The core temperatures and the system power decrease 7-9% and 8.7% respectively usingonlyhardwarethreadprioritization.Weseemuch more dramatic improvements with the CEDE enabled policy. In this case, although we prevent the processor from reducing thread priorities in the snooze loop, higher power savings are achieved by enabling POWER6 nap mode. Compared to the baseline configuration, the core temperatures and the system power consumption are reduced by 22-24% and 23.3%, respectively. Finally, applying both power management approaches in the both enabled policy further reduces system power consumption by 1%. This shows limited improvements for the idle system with hardware thread priorities when the nap mode is enabled. However, the nap mode can only be enabled when both threads in a core are idle, whereas thread prioritization does not have such restrictions. When only one thread is idle, by using prioritization, more resources can be given to the other thread, increasing both performance and energy efficiency. Overall, combining nap mode and thread prioritization significantly reduces the energy consumption when the processor is in idle mode.
2) Linux Tickless Kernel: In this section we measure the effect of the tickless mechanism on the temperature and power, monitoring interrupts and events on an idle system. As the system is idle, the number of external interrupts is negligible and thus, the system is mainly disrupted by timer interrupts (tick events).
We develop four kernel versions to evaluate the impact of the tickless mechanism, as shown in columns of Table II . We build 1 Prioritization functions such as , and . tickless and standard tick-based kernels with different tick rates (timer events per second) of 100 Hz (default value for a server configuration) and 1000 Hz. We measure idle core temperatures and system power in all these configurations. For this section and the rest of the paper we choose configuration both enabled in Fig. 3 as the baseline for all power and temperature results. For that configuration the system is idle and both low-power mechanisms analyzed in the previous section are active, leading to the minimum power consumption and core temperature.
In terms of number of tick timer events, there is a significant difference (row 1 of Table II ). The number of events per second in a non-tickless system is much higher than in a tickless system, increasing by 13X (from 30 to 399) for the 100 Hz kernel and 102X (from 39 to 3993) for 1000 Hz kernel. This shows the effect of employing a tickless kernel, reducing the number of times that cores have to wake up from their idle state to handle each of these interrupt requests.
Temperature and power results shown in Table II demonstrate the power and the thermal effects of the tickless kernel. It is interesting to notice that the first three configurations (tickless-100, non-tickless-100 and tickless-1000) do not show any significant variation. However, the last configuration, non-tickless-1000, has a power consumption 2.75% higher than the rest, with a slight increase in temperature. The reason for this increase is that the number of timer events per second is much higher in this configuration than the rest (10X compared to non-tickless-100 and 54X compared to tickless-1000). As the number of timer events per second grows, cores are more disrupted and cannot stay much in the nap mode. This is not as significant for the non-tickless-100 kernel due to the smaller number of ticks generated by the lower resolution timer. Fig. 4 depicts the interrupt timing behavior in more detail. Each of the spikes in the figure represents an expiration of the tick timer. When the system is idle it consumes (configuration both enabled in Fig. 3 ) and on every tick timer expiration the following actions are carried out:
• The core wakes up from nap mode to active mode. This transition takes . In [14] it is shown that fits in the context switch delay, that is, in the order of few microseconds. Our results show that for the POWER6 processor, equals 4 . As we have seen in Fig. 3 (configuration no power saving), during this period the system power consumption is the highest among the four configurations shown. represents the absolute power for that configuration.
• Once in active mode, we have to account for the time it takes the interrupt handler to run and to go from user to kernel mode and vice-versa, . In the interrupt handler, the OS checks whether there is any job to do. As shown in [17] , [18] both steps take in the order of few microseconds (1-3 ). We assume 3 . During this period, the power consumption remains at .
• In an idle system most of the time the OS just continues in the idle loop and enters the snooze delay loop checking if a context switch is needed. As the hardware priority is reduced when entering the snooze delay loop, the system power consumption goes down to ( Fig. 3 shows 8.7% reduction over ). This phase lasts for , which by default is 100 . Changing the hardware priorities requires executing an operation, so we assume a delay of 0 .
• Finally, the system goes back to nap mode in a transition that takes . Our results show that for the POWER6 processor, equals 4 . During this period, the power consumption increases again up to and gradually decreases to . The effect of ticks on power consumption is represented by (1) , where is the observation period and is the number of ticks occurred during that period.
(1) We now apply (1) to understand the low impact of the tickless mechanism (especially for ). In the previous section, Fig. 3 displays the power consumption for the idle loop using different configurations. These measurements are conducted when allfourcoresareinthesamestate,thereforefortherestof thisanalysis we will assume that all cores treat the tick-timer expiration at the same time. If we considered expirations independently, their number would be higher but system power consumption would be significantly lower as only one core would be active at a time. Thus, both analysis would lead to very similar results.
For non-tickless-100 we have close to 100 tick-timer expirations per second in the whole system. Using (1), the computed power consumption in this scenario is 0.24% over . For the case of non-tickless-1000, there are approximately 1000 wake-ups per second, leading to a power consumption of 2.3% over the baseline. Both results are very close to the actual measurements in Table II .
Overall, we conclude that the tickless mechanism does not significantly reduce the power consumption for a standard tick resolution as the number of times the cores exit the nap mode is not enough to noticeably increase the power consumption during the period of one second. This observation may change for other systems with the following characteristics: 1) the time to go from/tolow-power( and )modeishigh.This mayhappen in processors in which low-power modes introduce changes in the supply voltage, in which case can be much higher; 2) the difference between and is high; or 3) is relatively long. Such formulation of the interrupt behavior can help evaluate different kernel configurations for POWER6 systems without the need to deploy them in an actual system.
B. System Under Load Characterization
Next, we analyze the power and thermal behavior of our POWER6 system when it is under varying load levels. We also demonstrate the impact of dynamically varying the number of active cores on power consumption. In this section, because of space constraints, we use a subset of SPEC CPU2006 with distinct representative behavior (e.g., integer/floating point, high/low IPC, high/low memory access count, etc.).
1) Effect of Workload Characteristics:
Power and thermal behavior of computing systems strongly depend on dynamic characteristics of workloads. To characterize the effect of workload characteristics on POWER6, we conduct several experiments with different applications from METbench and SPEC CPU2006 benchmark suites. While, in general, power and thermal behavior change with the amount of activity in the system, there is not a single characteristic factor that directly reflects the power consumption of the system. It is rather a combination of application features such as its IPC and memory intensity. We present measured power and thermal characteristics for METbench and SPEC CPU2006 benchmarks in Table III. The table shows The results in Fig. 5 and Table III show the strong influence of different workload characteristics on power and thermal behavior. We observe strong deviations among benchmarks in terms of their power and thermal behavior and their associated performance metrics. Below we look at specific benchmark categories and derive the relations between major workload features and their impact on power and temperature.
CPU-bound benchmarks: We see that high-IPC and CPU-bound benchmarks generally lead to higher core temperatures. Among METbench, has the highest IPC and a core temperature that is 7-9% higher than the other microbenchmarks. Within SPEC CPU2006, the benchmarks that cause higher core temperatures are , and . These three benchmarks also present the highest IPC among SPEC CPU2006. 2 Memory-bound benchmarks: While benchmarks that are CPU-bound achieve higher temperatures, they do not consume the most power. As Table III shows, memory intensive benchmarks generally consume more power. This is because of the accesses to main memory, which carry significant power cost. Among the microbenchmarks, and especially are the workloads with the highest power consumption. consumes more because, as opposed to the case of , evicted L2 lines are dirty and a write-back operation must be performed. This additional access to main memory increases power consumption. Although power consumption does not differ significantly from the other microbenchmarks when only one process is used, Fig. 6 shows the increasing power gap with increasing number of threads. For the SPEC CPU2006 benchmarks we see a similar trend. Memory-intensive benchmarks like and consume more power than the rest of the benchmarks. For instance, relative to the baseline, consumes 5.3% more than , with significantly lower temperature in comparison. Core temperature is generally low for memory-intensive benchmarks as they spend most of the time waiting for data from the main memory.
is a low-IPC benchmark with a considerable amount of L2 cache misses per kilo-cycle and with similar characteristics to . However, the power consumption of is considerably smaller (1.7% less). The most significant difference between them is the number of L2 store misses per kilo-cycle, which is 10X higher for . As we have seen before in Fig. 6 , accessing main memory because of a store operation leads to a higher power consumption. Accordingly, , which has the highest number of L2 store misses, also shows the highest power consumption among the evaluated benchmarks.
FP benchmarks: An interesting application in this category is . Despite having a medium IPC (0.47), it achieves the lowest core temperature. We believe that the reason for this behavior is related to the fact that the floating point unit (FPU) occupies a bigger area than other structures. Therefore, a fully utilized FPU has a lower power density than other fully-utilized parts of the core, such as the fixed point unit (FXU), which is stressed by . Hence yields a lower temperature. Comparing METbench and SPEC CPU2006, we also notice that SPEC applications tend to consume more power and reach higher temperatures. METbench microbenchmarks are very specific and they "light up" fewer parts of the processor than SPEC CPU2006 benchmarks do. In Table IV we also look at the impact of heterogeneous workload mixes. Here, we see that co-scheduling a computation-intensive benchmark and a memory-intensive one leads to both high core temperatures and a high power consumption. For example, considering and , one thread continuously performs arithmetic operations while the other exercises the memory subsystem. In contrast, a more homogeneous mix, such as and leads to lower power consumption. In this case the core temperature is higher as the core is more stressed. Fig.6alsoalludestoanimportantcharacteristicofthePOWER6 processor. As we increase the number of used cores from one to two, we see a significant jump in power consumption. This is due to the fact that a second core has to exit the nap mode to serve the threads. We demonstrate in the following sections that every core that leaves the nap mode adds a constant power increment of approximately 5% to the system power consumption. We will refer to this increment as in the following sections. Using the relations derived in this section, we develop a power model for the POWER6 system in Section V.
2) Effect of Core Usage: In this section we execute several copies of a microbenchmark from the METbench suite in an incremental way. First we execute 2 copies on contexts 0 and 1 (one core), then 4 copies on threads 0, 1, 2 and 3 (two cores), and so on until using the 8 threads (four cores). We name each of these steps an execution step. Each execution step is roughly 9 minutes long (360 iterations 3 ). : Fig. 7 shows the results with . In the figure we notice that power remains quite stable in the intervals between execution steps. Power noticeably increases when two more copies of are started and a new core is used. We observe the first increment around one minute after the program is started. This is because of the 1 min access granularity of the TPMD for power measurements.
From this experiment we estimate that for every two new copies of that are running on the system, the system power consumption increases approximately 7.6%. Another observation is the interaction between cores within the same chip. In the figure, around , we see that the temperature of core 1 increases approximately 8% when core0 startsexecuting the benchmark. Later, around seconds the temperature of core 0 further increases 7% when core 1 starts running. This is due to the lateral heat conduction between the cores within the chip. On the other hand, as the two chips are physically separated, we do not see any inter-chip effect in temperature.
As is not using any shared resources between the cores, the aggregated throughput does not reduce as we increase the number of used cores. This can be seen in Table V(a). The IPC is stable around 0.85 per thread and the aggregated throughput increases linearly with the number of threads being executed.
: This benchmark continuously executes load instructions always missing in all levels of the cache hierarchy. Therefore, it always needs to go to main memory to get the data. As shown in Table V(b), its IPC is much less than for . As we have previously stated, memory-intensive workloads typically consume more power than computation-intensive loads. This can be seen again comparing the incremental executions of and .
It is interesting to notice the reduction in IPC as more threads are run. For instance, by comparing the cases where two threads (on the same core) and four threads (on the same chip) are executed on the system, the IPC for the first thread in the core 0 decreases approximately 36%. This suggests that there is contention in the shared hardware resources between cores. Looking at the results for six threads, we observe that the IPC for contexts four and five is approximately the same as it was in the case of two threads for contexts zero and one. The drop in IPC occurs within a chip when going from two to four contexts. Thus, the contention occurs within the chip, probably in the SMP interconnect fabric, as both L1 and L2 cache are private to each core and each core has its own memory controller and channels interfacing the main memory.
3) Effect of Hardware Thread Priorities: It has been previously demonstrated that the hardware prioritization mechanism in POWER processors can improve system throughput [13] . Here we look at hardware prioritization from a power management angle. We show the effect of applying this mechanism in a power-aware manner and present use cases where thread prioritization can improve not only system throughput, but also system power consumption. Although there are multiple priority levels in POWER6, we present only a subset of them, as we are more interested in showing their possible use to improve energy efficiency, rather than doing an extensive characterization.
In Section IV-A-1 we showed that by using hardware thread prioritization, the power consumption for an idle system can be reduced up to 9%. In this case, since the system was solely running the idle loop, performance was not a major concern. In the case of a system that is executing workloads, hardware thread prioritization cannot be blindly used to reduce power consump- tion in a performance-agnostic manner. Careful consideration of power-performance trade-offs is needed to choose the appropriate priority levels. We show that by exploiting workload characteristics, we can use hardware thread prioritization to reduce power consumption and increase system throughput. Fig. 8 shows the results of executing a high-IPC application together with a low-IPC, memory-intensive one (Table VI(a) shows the measured values plus ). With the standard priority configuration, (4, 4) , the system has a power consumption 16% over the baseline.
is the main contributor to that consumption. If the priority configuration is changed to (5, 4) , so that the priority of the high-IPC workload is increased, the system power consumption is slightly reduced as less memory requests are performed by . Moreover, the aggregated IPC is increased as more computational resources are given to , thus obtaining a better relative energy-delay product (EDP) [19] . It is important to notice that in this case the individual IPC for is not drastically reduced (approximately by 11%). In the most extreme configuration (6,1) the power is further reduced and the performance is increased again. However, this comes at the expense of significantly reducing the performance of the memory-intensive workload . We consider priority one as a special case for power management. Table VI(b) characterizes the effects of this priority mode, where it shows the results of executing a CPU-bound and a memory-bound workload with priorities (4,4) and (1,1). We notice that the effect of hardware thread prioritization depends on the characteristics of the workload. For instance, running with priority (1,1) does not significantly affect its IPC, as it is an extreme low-IPC memory-bound benchmark. The power consumption is also not significantly affected as this benchmark consumes most of the power in the memory subsystem. For , a high-IPC workload, the behavior is completely different. The power consumption is decreased 3%, at the expense of reducing the IPC from 1.8 to 0.07. In general, the higher the core activity, the higher the power reduction obtained with priority one and the higher the performance impact.
One major advantage presented by this priority-based power/ performance management scheme is the ability to make "small" changes to the system behavior to achieve desired power-performance targets. Unlike most adaptation schemes that expose drastically different operating points, the prioritization-based approach can provide small shifts in power and performance with very small impact to runtime behavior. Another advantage of this mechanism is its very short latency until the applied power management actions take effect. The response time of this mechanism is dramatically faster compared to external mechanisms such as dynamic voltage and frequency scaling (DVFS). Therefore, hardware thread prioritization can be used as a fast and flexible initial response in the case of a thermal/ power emergency [5] .
V. APPLICATION OF THE RESULTS
In this section we apply some of the learning from the characterization work that is presented in the previous sections. Section V-A discusses an analytical power model that relies on performance counters. Section V-B analyzes the impact of the power and thermal behavior of the system on the OS scheduler.
A. Power Model
The possibility to obtain temperature and power measurements is a useful feature that is provided by POWER6 based systems. However, some configurations may not include the external microcontroller responsible to obtain these measurements (TPMD). Moreover, in some systems, it may not be possible to access the console that provides the temperature and power measurements. Typically, the console is password protected and plain users do not have access to it. Clearly, it is beneficial for users to understand the power and thermal behavior of their applications. In another context, since direct access to TPMD from the OS is not possible, OS cannot use power and thermal information to improve its decisions in terms of power consumption.
In this section, we present a model based on performance counter (PMC) data to estimate power consumption of the system that is under study. Since performance counter data is available and accessible by the OS, an analytical model in this form can alleviate all the shortcomings highlighted previously. This model follows a similar thinking as presented in [16] , [20] . To the best of our knowledge, this is the first simple analytical power consumption model for a POWER6-based system. The model presents a good accuracy and it only relies on the performance counters as the hardware support. Moreover, since the set of performance countersrequiredisminimal,itiseasier toimplement itin runtime systems that take decisions based on performance countersdata.
Similar to [16] we select a group of PMC that captures the activityindifferentcomponentsofthesystemsuchasCPU,memory, disk etc. In our case, we concentrate on the CPU and memory parts since, as shown in [16] , there is not a significant variation in power consumption due to activity in the other components (95% of the dynamic power consumption is due to activity in CPU and memory). The selection of the right set of performance counters for the model relies on a hybrid scheme, where expert knowledge and pruning techniques based on statistical analysis are utilized. The scheme leads to a set of performance counters that obtain significant accuracy at predicting system power consumption.
The power consumption due to activity in the chip is modeled by using IPC and the number of L1 load misses per cycle (L1LDMPC). The memory system contribution to the power consumption is modeled by using the number of L2 misses per cycle (L2LDMPC and L2STMPC). As the system does not have a L3 cache, every miss to the second level cache goes to the main memory, thus L2 misses per cycle are good indicators of memory power consumption. In [16] , authors do not differentiate between load and store misses. However, as discussed in Section IV-B-1, in Table III , benchmarks with a high count of L2 store misses consume more power than other type of workloads. Thus, the analytical model includes L2 store misses to improve accuracy.
As we only have total system power consumption, it is important to understand the power behavior of different components and whether a linear model of those components is sufficient. For this purpose, we use two microbenchmarks which can vary the miss rate both for L1 and L2 from zero to cache/memory saturation point. Fig. 9(a) displays the power consumption variation as the L1 miss ratio grows which provides an insight on the L2 cache power contribution to the system power consumption. Fig. 9(b) shows a similar information for L2 misses reflecting the memory power contribution to the system power. In both figures, we observe that the power consumption values grow linearly as the number of misses increase. Thus, we define the model as a linear combination of these different factors that contribute to the power consumption.
Equation (2) shows the model with its several components that account for the total power consumption of the system. The power is predicted as a percentage over the baseline when the system is idle (i.e., no user-process is being executed and the cores spend most of the time in the nap mode). From the characterization step in Section IV-B-1, we observe that for each core that exits the nap mode there is an increment in the power consumption . is the number of active cores, so multiplying it by gives the power consumption of all the cores in the system which are not in nap mode. (2) We conduct several descriptive statistic tests for the parameters in the data set (e.g., normality test for residuals, and nonpresence of non-random patterns in the residuals). We also look at the significance of the parameters and their correlation to the response variable.
It is important to note that the coefficients that are found by regression are subject to change if size or type of the components of the system are changed (e.g., memory). Motivated by this fact, we follow two different approaches to train the model. (i) The first model (METbench training) creation efforts rely on METbench data to train the model. Since METbench runs five time faster than SPEC CPU2006, the amount of time to collect training data for a new model is considerably reduced. Thus, we only use METbench results to train the model, and we test the model with SPEC CPU2006 data. In the case of a new model requirement for a different system configuration, we can do it quickly by just using METbench to collect the data and later to train the model. (ii) The second model (shared training) creation effort combines all the data (METbench and SPEC CPU2006) into a pool, and then relies on this dataset to train the model. A more general and accurate model is possible when a heterogeneous set of workloads are used. To cross-validate the model, we use leave-one-out cross-validation technique. Leave-one-out cross-validation is a standard statistic technique to estimate the accuracy of a regression model [21] . METbench Training: Fig. 10 shows the relative error between our model estimation and the actual power measurement. Different bars for a benchmark correspond to different CMP (1T1C, 2T2C and 4T4C) and hybrid CMP+SMT configurations (2T1C and 4T2C). As shown in Fig. 10 , most of the benchmarks are predicted with an error equal or less than 5%. The relative error for 1T1C configuration is below 1% for almost all benchmarks. The maximum error occurs for when it is run as four processes in SMT mode. We compute the average error using the geometrical mean, being under 4% for all the configurations.
In general, the estimation error increases as more processes run on the system. We observe this effect for both CPU-bound and memory-bound workloads. We attribute it to the accumulation of the errors that are made to predict the power consumption for each core in the system. When both SMT and CMP capabilities are used, the estimation error grows with respect to the CMP case. Specifically, the error is more evident in high-IPC workloads such as , and . These benchmarks present a higher degree of interaction when they are co-scheduled on the same core. For memory-intensive benchmarks such as , and there is no significant error increase when both SMT and CMP capabilities are used. Nonetheless, the average error for the CMP+SMT case is between 2.5% and 5% for two and four processes, respectively.
Shared Training: By combining data from METbench and SPEC CPU2006 to train the model, we capture wider resource usage patterns, and thus we obtain a model that could potentially predict unobserved data points in a more accurate way. Fig. 11(a) shows the normalized measured versus estimated power consumption. Model predictions are considerably close to the real measurements for most of the data points. The residual distribution with the cross-validation process, shown in Fig. 11(b) , resembles a normal distribution, with mean, , and only 4.6% of the individuals are out of the confidence interval . The error is under 6% for all the cross-validation steps.
Overall, both of the approaches that are used to construct the model obtain quite accurate results, with errors less than 6%. This level of accuracy is sufficient for users to study the power consumption behavior of their applications. In addition, this level of accuracy is also attractive for OS to implement such a model to deploy optimization policies.
B. Thread Placement
With the arrival of SMT and CMP architectures, ensuring fairness between the different running processes has become an important issue. Several techniques such as scheduling domains, Job scheduling techniques have also been used in order to reduce power consumption. For instance, Linux provides a setting,
, that attempts to save power consumption by grouping several processes into a single chip, therefore leaving other chips idle. An analogous setting, , exists to consolidate several processes into a single core [9] .
Workloads running on CMP and SMT architectures share resources at different levels. Moreover, workloads' characteristics significantly alter the interaction between workloads. Fig. 12 shows the effect of thread interference when two threads run on a single core. If both threads are CPU-bound there is a high degree of interferences in the pipeline and low levels of interferences in the cache hierarchy. If the threads are memory-bound, interferences appear in all the memory hierarchy. The last case shows a mixed workload with a CPU-bound and a memorybound workload. In terms of resource conflicts this is the best situation since each thread uses a different set of resources. Given this variability in the distribution of resource interferences, intelligent thread placement is important for improving system performance and efficiency.
In this section we study the effect of thread placement on power consumption. Given a set of processes, there are different possible ways of assigning them to hardware threads, considerably varying the impact on power and performance. In order to analyze this impact we conduct several experiments where multiple processes are executed with different core usage patterns. The second row in Tables VII(a) and VII(b) shows the core usage pattern used. For instance, the binary pattern 1000 1000 means that the first hardware thread in the first core in every chip is used to execute one process.
1) CPU-Bound Workload: Fig. 13(a) and Table VII(a) show the effect of thread placement for 2 and 4 instances of the CPU-bound benchmark . The first thing we notice is that SMT configurations (columns 1, 4 and 5) present lower power consumption with respect to the other scheduling options using the same number of threads. For example, the configuration on column 1 reduces power consumption by 3.2%
with respect to the configuration in column 2. Analogously configuration 5 is 7.8% better than configuration 6. However, as is CPU-bound, running both processes in SMT mode on the same core affects the performance (24.9% and 25%, respectively). The energy-delay product is worse for these configurations as the small power reduction does not make up for the loss in performance. Similar conclusions were obtained in [10] . More interestingly, the power consumption remains the same between using 2 cores in a single chip (configuration 2) and using one core in each chip (configuration 3). We expect that in configuration 2, the second chip would be in low power mode most of the time, leading to a power consumption reduction. However, the POWER6 saves power at the core level, without any extra reduction when a whole chip is idle. Therefore, what really matters is the number of idle cores and not whether they are in the same chip or not. The same behavior can be observed when using 4 threads in configurations 4 and 5. If the processor were able to reduce the power consumption when a whole chip is idle, it would certainly be possible to consolidate several processes into one chip in order to reduce total energy consumption.
Memory-Bound Workload: For memory-intensive workloads the situation clearly changes. As they are not bounded by the pipeline resources, executing 2 threads on the same core in SMT mode does not significantly hurt the performance. Comparing the IPC for configurations 1 and 2 in Table VII(b) (see Fig. 13(b) too), we observe that the IPC reduces only by 6.8% (from 0.44 to 0.41). The same behavior is observed for configurations 5 and 6, where four threads are run and the IPC decreases by 5.7%.
is a memory-intensive application and it saturates the memory bandwidth of the first chip, as we saw before in the incremental execution of (Section IV-B-2). As each chip has two memory channels (one per core), distributing the processes across both chips will better use the available bandwidth to memory, compared to consolidating them into one chip. In Table VII (b) we can observe that the performance nearly doubles when we go from single chip configurations (1, 2, and 4) to double chip ones (3, 5, and 6).
Effects on scheduling:
Recent versions of Linux use scheduling domains for representing the CPUs hierarchy with a treebased shape. In our system, at the first level there are the chips in the system. The second level has the cores belonging to the chips from the previous level. The third level contains the HW threads or contexts for every core.
When using the default behavior, the Linux scheduler tries to distribute the threads throughout all the cores in the system, avoiding to run two threads on the same core unless it is not possible (i.e., there are more running threads than cores in the system). As we have seen, running two threads in SMT mode is not very efficient mainly when the threads are CPU-bound. Linux prevents putting threads into the same core as long as there are free ones available. However, if the flag is active, Linux will group processes degrading overall performance and energy efficiency. We have also seen that when using processors with power-saving techniques at the core level, grouping the threads in the same chip, leaving other idle, introduces no benefit. This is due to the fact that what really matters is the number of active cores. In this case, would not lead to a power reduction.
In terms of performance and energy efficiency, we analyze the effect of grouping threads into a single core/chip. In general, the major source of slowdown between threads is sharing the caches. In our setup, the L2 is private so threads do not suffer any slowdown, due to the cache, whether they are placed on different chips or on the same chip. However, there are other resources shared at the chip level that have to be taken into account for memory-bound threads. In this scenario, multi-chip configurations are much more efficient in terms of energy-delay product with reductions up to 2.9 (configuration 3 versus 2) and 3.7 (configuration 4 versus 5) as shown in Table VII(b) . Thus the decision on whether to consolidate tasks into the same core/chip cannot be static. It depends on the low-power capabilities of the underlying architecture and the characteristics of the application.
2) Mixed Workload: A scheduler that is aware of the workload characteristics can use this information to increase the system performance and/or reduce the power consumption. Fig. 14 and Table VIII show the results of executing a mixed workload consisting of several and processes. 4 Comparing configurations 5 and 6 we observe that the latter is a heterogeneous workload mix at the chip level (each chip executes a CPU-bound and a memory-bound workload), whereas the former is a homogeneous mix at the chip level. This will affect both performance and power consumption. The performance of configuration 6 is 10% better and the power consumption is 2.3% less. This leads to a 18.7% improvement in EDP and 26.3% in . An even more noticeable situation is seen in configurations 3 and 4. As in the previous case, placing both memory-bound workloads on the same chip limits their performance, without decreasing the total system power consumption. Thus, by co-scheduling the high-IPC and the memory-intensive workloads on the same chip we can reduce the interference between them, boosting the performance and reducing the energy consumption (1.7X improvement in the ).
3) Effects on Scheduling:
Current implementation of the Linux scheduler does not take into account workload characteristics. This means that the scheduler may fail to achieve the 4 In this case, the patterns are composed of Hs and Ls, standing for and , respectively. optimal performance and/or the minimum energy consumption. For instance in Table VII (b) the scheduler may choose either configuration 2 or 3, as none of them uses SMT. If the former configuration is chosen, a 5X deterioration will be experienced. In Table VIII the scheduler may choose either  configuration 3 or 4, leading to a 1.7X worsening. These results show the importance of considering the workload characteristics and interaction in order to take more efficient scheduling decisions.
VI. RELATED WORK
Several papers focus on the energy/thermal power behavior of CMP/SMT processors. However, either they do not consider a hybrid CMP/SMT processor, like the POWER6 [6] , [16] , [22] or they use a simulation framework [10] , [23] or they only consider temperature but not power consumption [24] . To the best of our knowledge, we show the first characterization of a real hybrid CMP/SMT implementation.
There are different studies that characterize and propose techniques to improve power consumption and to reduce the temperature on real machines. Choi et al. [24] propose a thermal-aware task scheduler for the IBM POWER5. They use heat slack in order to reduce the temperature by using thread migration. Hanson et al. [22] , [25] conduct a temperature and power characterization on an Intel Pentium M processor. They also create a runtime system which monitor the temperature on the system and tries to maximize the performance while ensuring the system is working under safe power and thermal constraints. Kursun et al. [26] characterize process variation effect on processor's temperature. They also develop a scheduling technique that aims to reduce the possible hotspots created by process variation.
Using performance counters to estimate power consumption on a system is an active topic where different studies exist. Pusukuri et al. [27] propose a simple model that uses cycle count and L3 misses to estimate power consumption on AMD processors. Powell et al. [28] develop a technique that estimates power consumption for the different parts of a processor. They do so by correlating activity in these parts with the power consumption using a few performance counters. Bircher and John [16] use performance counters to estimate power consumption for the whole system including memory, chipset, I/O, disk, and the processor. The model for the IBM POWER6 processor presented in this work is similar to the last one mentioned.
Fan et al. [29] perform a study on power consumption in a Google's data center. They show that servers spend a considerable percentage of the time in idle mode between work requests. They also state that if the idle power of a system can be reduced down to 10% of its peak power consumption, the energy consumption can be reduced by 50%. Therefore, initiatives like Linux tickless are very useful in order to create systems that are more energy-efficient. In the same direction, Meisner et al. [30] try to bring the power consumption close to zero when the system is idle by switching off all the non-critical components in the system until a new work request arrives. In addition, they compare their approach to DVFS.
VII. CONCLUSION
In this work we present a power and thermal characterization for a multichip POWER6-based system. We characterize the power consumption and the thermal behavior both when the system is idle and when it is under load. Several levels are analyzed: hardware, operating system and application. The methodology followed in this work, by utilizing microbenchmarks, is also applicable to other systems.
From the characterization study and using the information provided by the performance counters we build a power consumption model for the whole system. Moreover, by using microbenchmarks we create this model by combining the CPU and the memory subsystem power consumption. We test the accuracy of the model by running a set of SPEC CPU2006 benchmarks and comparing the estimated power consumption with the actual measurements. The results show that our model is quite accurate with an error below 3% for the CMP case and below 5% for the CMP+SMT case.
Finally, we show that by placing threads in a workload and package-aware manner, we can achieve significant energy improvements, without incurring significant performance degradation, with a 5X reduction in energy-delay squared product. We expect that characterizations, like the one done in this paper, will help in the design of power and temperature-aware schedulers for fully exploiting the low-power and thermal capabilities of the underlying CMP/SMT processors. Our two case studies show examples of such applications.
